In this paper we present a performance-driven mapping algorithm, PLAmap, for CPLD architectures which consist of a large number of PLA-style logic cells. The primary goal of our mapping algorithm is to minimize the depth of the mapped circuit. Meanwhile, we have successfully reduced the area of the mapped circuits by applying several heuristic techniques, including threshold control of PLA fanouts and product terms, slack-time relaxation, and PLA-packing. We compare our PLAmap with a recently-published algorithm TEMPLA 1] and a commercial tool, Altera's MAX+PLUS II 16]. Experimental results on various MCNC benchmarks show t h a t o verall TEMPLA uses 8 to 11% less area at the cost of 96 to 106% more mapping depth, and MAX+PLUS II uses 12% less area but 58% more delay compared with our mapper.
INTRODUCTION
Programmable Logic Devices (PLDs) have been widely used for the implementation of digital circuits due to their instant m a n ufacturing turnaround, low start-up costs, and e a s e o f d e s i g n c hanges. There are two major types of PLDs: Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs). Most FPGAs have logic cells based on look-up-tables (LUTs), and some have multiplexer-based or gate-based logic cells. CPLDs are based on PLA-style logic cells, which a r e also referred as p-term blocks or simply PLAs. PLAs are considered to be coarsegrained logic cells because they typically have a l a r g e n umber of inputs and outputs, and hence can realize a large number of di erent logic functions. In contrast, FPGAs use small programmable cells, usually LUT cells with 4 or 5 inputs, which can produce higher logic densities. Their sucPermission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. cess is further propelled by a great deal of algorithmic study and tool development 5] . Although CPLDs provide only medium density, they are faster than FPGAs because PLAs are much larger than LUTs, so the CPLD implementation results in fewer levels of logic. The worst-case delay incurred by CPLDs also tends to be more predictable because PLAs within a CPLD device communicate directly through crossbar-like programmable interconnection structures.
Kouloheris and El Gamal 11] investigated the best granularity for CPLDs and found that the area of the CPLD would be the smallest if each PLA had 8 to 10 inputs, 3 to 4 outputs and 12 to 13 product terms. However, as we will see in the latter part of this paper, commercially available CPLDs use much larger PLAs as their logic blocks. Large PLA blocks help CPLD devices to provide high speed and also make the interconnection easier so that predictable timing can be guaranteed. Nevertheless, large PLAs increase the di culties of logic synthesis and technology mapping due to the NP-hard complexity of the two level minimization problem. However, as more and more logic gates are being integrated into one single chip and the drive for performance requires high chip speed and low noise, PLA-style CPLD devices show a promisingly bright future in the PLD industry. Cong et al. 7] showed that PLDs based on single-output PLA-like macrocells could outperform LUT-based FPGAs in terms of both delay and area. Khatri et al. 10 ] explored cross-talk immune VLSI design using a network of PLAs embedded in a regular layout fabric. In their approach, the logic netlist was implemented in the form of a network of medium-sized PLAs. Regular layout for PLA logic and routing regions between PLA blocks was designed to be highly cross-talk immune. The crosstalk immunity, high speed, low area overhead and high predictability of their methodology indicated that the PLA-network based VLSI architecture is promising in the Deep Sub-Micron (DSM) era 10]. These new trends towards CPLDs and the increasing complexity of CPLD devices call for new e ective and highly automated CAD tools that achieve good performance, maximize logic utilization, and continue to produce the ease-of-design and fast time-to-market bene ts 6].
In contrast to extensive studies on FPGA mapping algorithms, limited work has been targeted for CPLD mapping technologies. There is almost no solid research done from the perspective of performance optimization. Hasan et al. 9 ] proposed a fast heuristic partition method for PLAbased structures. Kouloheris presented DDMap 12] which adapted a LUT-based technology mapper and set the number of LUT inputs to the number of PLA-style block in-puts. Then, any node containing more product-terms than allowable in the PLA was decomposed into smaller nodes. Finally, the nodes are packed into multi-output PLA-style blocks. Recently, Anderson and Brown 1] developed TEM-PLA with the goal of minimizing the number of PLAs required to implement circuits on CPLDs. The algorithmic ow of TEMPLA included three phases: optimal tree mapping, heuristic partial collapsing, and bin packing, which was similar to that of the Chortle-crf technology mapper 8] for LUT-based FPGAs. Another related work, k m ow 7], was a technology mapper for single-output PLA-like macrocells.
In this paper, we present a performance-driven mapping algorithm for CPLDs, called PLAmap. In the following sections, we will use p-term blocks and PLAs interchangeably. Each PLA has the structure shown in Figure 1 . A ( k m p)-PLA implies a PLA with k inputs, m product terms and p outputs. The primary goal of our mapping algorithm is to minimize the delay/depth of mapped circuits. We h a ve also successfully reduced the mapping area by applying several heuristic techniques. For CPLD structures with a large number of small PLAs such as (10 12 4)-PLAs, we compared our approach with TEMPLA. To demonstrate that our algorithm could also be applied to commercial CPLDs, we modi ed our program to take into account structural constraints of the p-term block in one commercial CPLD device, Altera's MAX 7000B 16] . Experimental results on various MCNC benchmarks show that PLAmap can achieve a much better delay with just small area overhead when compared with both TEMPLA and Altera's MAX+PLUS II CAD tool. The rest of the paper is organized as follows. Section 2 de nes terminology and formulates the problem. Details of the algorithm description are given in Section 3. Section 4 gives the experimental results. Conclusions and discussions of future work are given in Section 5.
DEFINITIONS AND PROBLEM FORMU-LATION
A Boolean network can be represented as a directed acyclic graph (DAG) in which e a c h node represents a logic gate, and a directed edge (i j) exists if the output of gate i is an input of gate j. A primary input (PI) node has no incoming edge and a primary output (PO) node has no outgoing edge. A predecessor of node v is any node u if there is a directed path from u to v, and on the other hand, node v is a successor of u. We u s e input (v) to denote the set of nodes that supply inputs to node v. We assume the incoming network for PLAmap is 2-bounded, that is, for each node v in the network, jinput(v)j 2.
A cluster rooted at a node set R, denoted as C S T R, is a subgraph of the Boolean network with the feature that any path connecting two arbitrary nodes in C S T R lies entirely in C S T R. output(C S T R) is also used to represent root set R since these roots are also the outputs of cluster C S T R. node(C S T R) represents the set of nodes contained in C S T R. input(C S T R) denotes the set of distinct nodes outside of C S T R that supply inputs to the nodes in node(C S T R). A subcluster, C S T T, o f C S T R is a cluster that is rooted at set T and is completely contained in C S T R. C S T R is the supercluster of C S T T. If R contains only one node v (i.e., jRj = 1 ) , C S T R represents a single-output network rooted at node v. In this special case, C S T R can be simply denoted as C S T v. In general, C S T R corresponds to a m ultiple-output network. A cluster C S T R can be optimized into a PLA as shown in Figure 1 . The number of product terms of the optimized PLA is de ned as the number of product terms of C S T R, denoted as pterm(C S T R). A cluster C S T R is said to be (k m p)-feasible if and only if jinput(C S T R)j k, pterm(C S T R) m and joutput(C S T R)j p are all satised. Otherwise, it is (k m p)-infeasible. The level of a cluster C S T R, level(C S T R), is the maximum number of clusters that a path from a PI to nodes in output(C S T R) needs to go through. All nodes in node(C S T R) have the same level. Two factors determine the delay o f a CPLD circuit: delay in p-term blocks and delay i n i n terconnection paths. Because layout information is not available at this mapping stage, we assume that each interconnection edge contributes a constant delay, w h i c h is reasonable in CPLD structures. If each cluster in a network is transformed into a PLA, we can then simply approximate the circuit delay u s i n g a unit PLA-delay model. A unit PLAdelay is de ned as the delay of the AND-OR path in a PLA. Each PLA along the longest path contributes one unit PLAdelay t o wards the logic depth of the network.
The technology mapping problem for CPLDs is to cover a given Boolean network with (k m p)-feasible clusters, which then are converted to PLAs. Note that we do not require these clusters to be disjoint since we a l l o w network nodes to be duplicated if necessary as long as the resulting network is logically equivalent to the original. A mapping solution S is a DAG where each node of the DAG i s ( k m p)-feasible, and the edge (C S T R1 C S T R2) exists if v 2 output(C S T R1) is in input(C S T R2). Our main objective is to compute a mapping solution that minimizes circuit delay. Secondly, we use several techniques to reduce the number of PLAs needed as much as possible.
ALGORITHM DESCRIPTION

Overview
Our algorithm consists of three stages: rst, label the network from PIs to POs second, map the labeled network into (k m p)-PLAs from POs to PIs third, pack PLAs to further reduce the area. This algorithm ow is similar to that of DAG-Map 2] for LUT-based FPGAs. We assume that the input network has already been decomposed into a 2-bounded network. Actually, a s l o n g a s e a c h node in the input network is (k m p)-feasible, the network can be handled by PLAmap directly. We adhere to the 2-bounded network because we w ant to stick with the same starting point for every input network. In addition, smaller gates will be more easily packed for area optimization 3].
Labeling Stage
Labeling stage determines each n o d e ' s level and provides clustering information for the subsequent mapping step. To minimize depth in the nal PLA network, we label as if the target structure only consists of (k m 1)-PLAs so that we can form a PLA cluster as deep as possible. In mapping stage, we will try to introduce new outputs from these (k m 1)-PLAs to generate (k m p)-PLAs (p > 1).
Both DAG-Map 2] and FlowMap 3] used labeling techniques as their rst step to generate depth information. Although FlowMap o ered an elegant polynomial time algorithm to solve the depth optimization problem optimally for LUT-based FPGA mapping, it was shown that the optimal mapping depth with product-term constraint could no longer be derived from FlowMap because of the nonmonotone property of the minimum mapping depth at each node 7] . We can also easily show that the clustering constraints for (k m p)-PLA based CPLD mapping are not monotone. That is, that a cluster C S T R is not (k m p)-feasible does not imply that the superclusters of C S T R are not (k m p)-feasible either. These non-monotone constraints introduce a great di culty in computing the optimal solutions e ciently. Basically, we will develop heuristic algorithms to tackle this NP-hard problem. To take advantage of the success of FlowMap and DAG-Map for LUTbased FPGA mapping, we modi ed the labeling procedures de ned in FlowMap and DAG-Map to serve our purpose. We found that both of them produced comparable depth and area results for our case. Because the labeling method in DAG-Map was much simpler without losing e ciency, a modi ed version of the DAG-Map labeling method was adopted.
The DAG-Map labeling method is based on Lawler's algorithm 13]. We h a ve extended it to consider the productterm constraint. A label, label(v), is assigned to each n o d e v of the original network. The nodes are labeled in a topological order starting from the PIs. The topological ordering guarantees that every node is processed after all of its predecessors have been processed. Each PI node is assigned the label 0. If node v is not a PI node, let l be the maximum label of all the fanin nodes of node v. The set of node v and all its predecessors with label l f o r m a t e n tative cluster C S T v. If C S T v is (k m 1)-feasible, the label of v is assigned as l, i.e., label(v) = l Otherwise, label(v) = l + 1 . After this process, it is evident that for each n o d e v with label lv, the cluster C S T v is (k m 1)-feasible. node(C S T v) consists of the root v and all its predecessors with label lv. Label lv will be the level (logic depth) of all the nodes in C S T v in the labeled network.
When the labeling step is nished, the delay information will be updated. The label of each node in a cluster represents the arrival time (AT) of the output signal of that node in the corresponding PLA under the unit PLA-delay model. The required time (RT) of the nal mapping solution is assumed to be the maximum AT in the network, which is the logic depth of the nal mapped network. Slack time (ST) of a node is de ned as the di erence between RT and AT. When we trace clusters in the network from POs to PIs, we can calculate RT and ST for each node. The slack-time information can be used in the mapping stage for area optimization. A n e t work example after the labeling stage is shown in Figure 2 , which has nine single-output clusters. The nal target structure is (3 3 2)-PLA based CPLD. Each gate in Figure 2 belongs to some clusters and has been marked with label=RT representing its label and required-time.
Figure 2: Boolean network after labeling
Note that when we generate a (k m 1)-feasible cluster C S T v, in order to minimize the label at each n o d e , w e ignore the fanouts of the internal nodes that go out of C S T v. We call these fanouts out-of-cluster fanouts of C S T v. In Figure 2, for example, the out-of-cluster fanout to G4 o f i n ternal node G1 is ignored when we label and cluster C S T G5. It is possible that as C S T v becomes larger and larger, there will be many i n ternal nodes of node(C S T v) with out-of-cluster fanouts. We can predict that a large percentage of those fanouts will incur node duplications later because of the PLA output constraint. The side e ect will be a larger mapping area. We h a ve d e v eloped a threshold control procedure to reduce this side e ect, which w i l l b e c o vered in detail in the area/delay tradeo section, Section 3.5.
Mapping Stage
The second stage of our algorithm is to generate (k m p)-PLAs based on the label information of each n o d e i n t h e n e twork. Since the logic depth of the nal network has already been decided, the goal of the mapping stage is to minimize area without a ecting the logic depth of the network.
The mapping process moves from POs to PIs. A mapping list M records and updates the nodes to be considered throughout the process. Initially, all of the PO nodes are put into M and more nodes (as inputs of mapped clusters) are added in along the way.
Prior to mapping each n o d e i n M starting from the beginning, M is sorted in label-decreasing, slack-time-increasing order so that nodes on critical paths (with slack time 0) tend to be considered rst, and the neighborhood non-critical nodes have more opportunities to take advantage of slack time relaxation. For the network in Figure 2 , the mapping sequence is: G10 G 7 G 9 G 6 G 2 G 5 G 3 G 8 G 4. For each node v in M, there will be two possible situations: v is an uncovered node, or v has already been covered. We will explain these two situations in more details below.
Case 1: v is an uncovered node
First, if v is an uncovered node with label lv, a singleoutput cluster C S T v is formed to include v and all its predecessors with label lv. Therefore, any n o d e s i n node(C S T v) have t h e l a b e l lv while any nodes in input(C S T v) h a ve the labels smaller than lv. From the labeling step, it is evident that C S T v is a (k m 1)-feasible cluster. It is possible that some nodes in C S T v have already been covered when other PLAs were formed during the mapping process. In Figure 2 , when we are mapping G4, C S T G4 is formed to cover both G4 and G1. However, G1 has already been covered by C S T G5. Three approaches are considered for the mapping of C S T G4 in the example.
(A) Shared-node cluster merge. Since C S T G4 and C S T G5 share one node, it is highly possible that they can also share some common product terms if they are merged together. So we will rst merge these two clusters into one multiple-output cluster C S T G4G5 and check i f the merged cluster is still (k m p)-feasible. If the answer is yes, C S T G4 will no longer exist and C S T G5 will be replaced by C S T G4G5. In this example, C S T G4 and C S T G5 can not be merged together because inputs of the merged cluster will exceed 3.
ST relaxation is the next approach to try. This approach attempts to form a reduced cluster RCSTG4 as a separate new PLA. RCSTG4 is the subcluster of C S T G4 that excludes any shared nodes with other clusters. In our case, RCSTG4 only contains one node, G4. Because RCSTG4 is smaller than C S T G4, i t m a y be further packed with other clusters later. However, several strict criteria need to be veri ed. Due to the non-monotone property of the PLA constraints, the (k m 1) feasibility o f RCSTG4 itself needs to be checked rst. Furthermore, we h a ve to determine if additional output can be brought out from C S T G5 to provide input to RCSTG4. Since C S T G5 and RCSTG4 originally have the same label, the above new output addition will make the labelofRCSTG4 increase by 1 . The label change of RCSTG4 also a ects the labels and STs of its successors and the RTs and STs of its predecessors. Since we p l a n t o k eep the overall network depth unchanged in the mapping stage, the label increase of RCSTG4 is allowed only when there is no ST violation (i.e., new STs of a ected nodes are still 0). Hence, delay information needs to be updated. Also, we h a ve t o e nsure that no extra (k m p)-infeasible clusters are generated as a side e ect. In our example, RCSTG4 can be formed as a small PLA since G4 has a slack-time of 1 and C S T G5 can provide an extra output G1.
The idea of ST relaxation has been demonstrated as a good area reduction technique in LUT-based FPGA mapping 4]. In our case, the ST relaxation is much more complicated and it can produce 6 to 10% area reduction.
(C) Node duplication. If approach (B) fails, we then have to duplicate those shared nodes of C S T G4 and C S T G5, i.e., G1. A new PLA for C S T G4 is then created including G4 and the duplicated node G1 . C S T G5 can be treated as intact except for some fanout updates. This last approach represents the worst case.
After the above mapping operation, node v and its originally uncovered predecessors with label(v) will be either covered by a newly formed cluster rooted at v as in approaches (B) and (C) or covered by a merged cluster as in approach (A). At this point, an optional operation called sibling-merge can be applied. Sibling-merge tries to merge the newly formed cluster with another mapped cluster of the same depth and with the maximum number of shared inputs. It can be treated as a local area optimization step that mingles with the mapping stage. Since our overall algorithm includes a global packing step after mapping, the ow with sibling-merge doesn't always generate better results compared to the ow without sibling-merge. Although siblingmerge can eliminate one PLA by merging it into another PLA, the resulting larger PLA may n o t h a ve a n y c hance to be further packed with other PLAs later.
Case 2: v is a covered node
Secondly, v is a covered node in some mapped PLA but is not a root node of that PLA. An example is shown in Figure 3(a) . G1 i s i n input(C S T G2). When C S T G2 is mapped, the non-PI input G1 is put into the mapping list M. Later, when C S T G3 is mapped, node G1 is covered by C S T G3. However, G1 is still in the mapping list M. At this point, we will rst try to introduce G1 as a new output of C S T G3 as long as the resulting C S T G3G1 is still (k m p)-feasible. Unlike the label increasing situation in the uncovered case, no label update is necessary here because the label of G1 is surely smaller than the label of C S T G2. If C S T G3G1 is not (k m p)-feasible, another worst case is encountered: a subcluster rooted at G1 needs to be duplicated and becomes a new PLA with the duplicated nodes. A duplication example is shown in Figure 3(b) .
PLA Packing Stage
To further reduce mapping area, two p a c king algorithms are developed. They also reduce the number of PLAs without depth sacri ce.
The rst operation is PLA collapsing, which is similar to greedy-pack operation in DAG-Map and the partial collapsing concept in TEMPLA. Any PLA that can be collapsed into all of its fanout PLAs (di erent outputs of the PLA may g o i n to di erent successive PLAs) can be eliminated, provided that all PLAs remain feasible after the collapsing. This introduces another optimization problem since collapsing some PLAs into their fanout PLAs may preclude the possibility of collapsing other PLAs into their fanout PLAs.
Based on the empirical results in TEMPLA, our collapsing operation prefers to collapse smaller PLAs. The size of a PLA is de ned as the product of the number of inputs, num in and the number of product terms, num pterm (i.e., num in num pterm). Experiments show that only singleoutput single-fanout PLA collapsing can help in reducing area by 5 to 7%. The cost of collapsing multiple-fanout PLAs would overturn the bene ts.
The second operation is maximum shared-input bin packing. For each PLA, a list of buckets is built based on the number of shared inputs with other PLAs. Bucket m(m 0) contains all PLA clusters that share m inputs with the PLA. In each b u c ket, the PLAs are sorted in descending order according to their size, which has the same de nition as in the PLA collapsing operation. Next, each bucket is traversed from the maximum shared-input bucket to the least shared-input one. And for every bucket, we try to pack the PLAs starting from the largest size down. The general observation is that the larger input number a PLA shares with another PLA, the higher the possibility they can be packed. Also, the larger size a PLA has, the better packing capacity it produces after packing with another PLA.
The nal mapping solution for our example is a PLA network consisting of only ve clusters in Figure 4 . Figure 5 shows a structural view of the mapped results with (3 3 2)-PLAs. The merging of C S T G6 with C S T G7, and C S T G2 with C S T G3, is accomplished by sibling-merge. C S T G9 and C S T G10 are put into one cluster by the PLA-collapsing operation. RCSTG4 and C S T G8 are packed by m a x i m um sharedinput merge. From Figure 5 , we see that di erent outputs of one PLA can have d i e r e n t labels or levels. However, we can verify that the packing step will not increase the total depth of the network.
Figure 4: Network after mapping and packing
Among the three stages of PLAmap, the labeling stage determines the network depth. The other two stages target reducing area without changing overall depth. In next section, we will discuss two w ays to control area/delay tradeo .
Area/Delay Tradeoff
Area/delay tradeo implies that some depth can be sacriced to achieve better area. In the case of pursuing area reduction for small PLA-based structures, we used a threshold 1 The AND-OR levels between each individual PI and PO remain the same before and after the packing operation. control value over the numberof allowable out-of-cluster fanouts during labeling stage. Along the labeling process, when C S T v is growing larger, it starts to contain some internal nodes (other than v) with out-of-cluster fanouts. Let us denote the set of these nodes as F. When the size of F, jFj, exceeds a threshold value H, we will stop the labeling process for C S T v even before it actually reaches the (k m 1)-infeasible point. H is calculated as H = p= , where p i s the output number of (k m p)-PLA. When jFj > H , C S T v will stop growing and be counted as a single-output PLA. The larger is, the smaller H will be, so the higher the restrictions applied to the cluster formulation. Experiment results on the e ects of di erent are shown in Table 1 When the circuits are large, threshold-controlled PLAs lead to signi cantly less duplication in the mapping step. In addition, when the PLAs are restricted to be smaller in the labeling stage, they are more capable of being packed with other PLAs in the PLA packing stage.
When the target is for CPLDs that are based on large PLAs, such as (33,80,16)-PLAs or (36,80,16)-PLAs, our experiments reveal that the number of total product terms is playing a more crucial role. Therefore, we used a di erent threshold parameter, number of product terms allowed for each PLA output, denoted as Pt. When the number of product terms for output v in C S T v reaches the threshold value Pt, C S T v stops growing during the labeling stage and is set as a single-output PLA. We carried out some empirical studies with general (36 80 16)-PLAs without any structural constraints. 2 The results are shown in Table 2 . We can see that when Pt = 2 0 , w e h a ve the best tradeo for area and delay in this general case. Since clusters are rather small after labeling, the sibling-merge step is quite e ective and the maximum shared-input bin packing also o ers good reduction for area. 
Extension to Commercial CPLDs
Several major CPLD families currently exist on the market. Altera's high-speed, high-density MAX families are based on Multiple Array MatriX (MAX) architecture 16]. Lattice's MAC H 5 C P L D a r c hitecture consists of PAL blocks that allow the implementation of large equations (up to 32 product terms) with only one pass through the logic array 1 9 ] . Cypress recently released their high density Delta39K devices which is fast enough to implement a fully synthesizable 64-bit, 66-Mhz PCI core 18]. Other major CPLD vendors include XILINX and Atmel.
In this research, we will examine one type of CPLD, Altera's MAX 7000B, which is considered the best or the most sophisticated of the MAX families. The EEPROM based MAX 7000B family provides 6,000-10,000 usable gates, 36-212 I/O pins, and up to 32 Logic Array B l o c ks (LABs). Each LAB contains a group of 16 macrocells. Figure 6 s h o ws the structure of the macrocell and its local array. Each LAB is fed by 36 input signals from the interconnect array. All of these signals are available within the LAB in their true and inverted form.
As shown in Figure 6 , each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms to provide up to 32 product terms per macrocell. Shareable expanders can be viewed as a pool of uncommitted single product terms (one from each macrocell in the LAB) that feed back into the LAB logic array and can be shared by a n y or all macrocells in the LAB. Parallel expanders are unused product terms 2 That means, during the formulation of C S T v, the output v can use up all the eighty product terms without being concerned if it is practical or not. Besides, it does not need to worry about other structural constraints as described in Section 3.6. This case is actually used as the non-thresholdcontrol base-case to evaluate the e ects of di erent threshold values.
that can be allocated to a neighboring macrocell to implement faster complex functions. Parallel expanders allow u p to 20 product terms to directly feed a macrocell OR logic, with ve default product terms provided by the macrocell and three sets of up to ve parallel expanders per set provided by neighboring macrocells in the LAB. The lending and borrowing of parallel expanders have to follow some architecture constraints. Both shareable and parallel expanders incur an extra small delay. The whole LAB can be treated as a special (36 80 16)-PLA with structural constraints.
Multiple LABs are linked together via the Programmable Interconnect Array (PIA). This global bus is a programmable path that connects any signal source to any destination throughout the entire device. The PIA makes a design's timing performance easy to predict. We will brie y explain the algorithm changes to t Altera's LAB speci cation.
Labeling Stage. As mentioned in Section 3.5, number of product terms Pt for PLA output is used as an e ective way to achieve area/delay tradeo for large PLAs. Using the empirical results of the general (36,80,16)-PLAs as a guideline, we nd that the maximum twenty product terms per output also performs the best when we are targeting for Altera's CPLDs. By setting Pt = 2 0 , w e also limit the amount of shareable expanders used because all the twenty product terms can be realized without the involvement o f shareable expanders, and as a result, the mapping solution is further directed towards faster speed. 3 Mapping and Packing Stage. The mapping and packing algorithm is modi ed to adapt Altera's LAB structure. It is outlined as follows:
Collapse each newly formed cluster into an one-level network, in which each node represents a function of sum of product terms (p-terms). Each node belongs to the root set R, and is an output of the cluster.
Find the number of p-terms of each output i (a potential macrocell) and put it in an array P.
If P i] > P t, the output can not be a macrocell, so the whole cluster is rejected.
Otherwise, sort P in descending order for each P i] s t a r ting from the beginning, calculate N = P i]=5. If (P i] mod 5) > 0, N 5 is the number of the parallel expanders that the corresponding output needs to borrow from its neighborhood deduct N o the available outputs of the cluster. If there are leftover p-terms, i.e., (P i] mod 5) > 0, an additional constraint is applied. 4 If the output constraint can be satis ed, the cluster can be converted into a LAB of MAX 7000B otherwise, the cluster is rejected.
EXPERIMENTAL RESULTS
Experimental Settings
Our program has been implemented in C language within the SIS 15] framework so we can easily access existing network manipulation procedures and the ESPRESSO minimizer.
We rst compared PLAmap with TEMPLA for (10 12 4)-PLAs and (12 12 4)-PLAs. Next, with the modi ed algorithm, we compared the mapping solution of PLAmap with that from Altera's MAX+PLUS II (or MPII) tool.
Comparison with TEMPLA
TEMPLA is also based on the SIS framework and relies on the I/O routines and ESPRESSO minimizer. The published results of TEMPLA were based on 8 bounded circuits. To have a fair comparison, we decided to run both PLAmap and TEMPLA on 2 bounded circuits. We decomposed some of TEMPLA's published circuits into 2 bounded ones and ran TEMPLA with them. The results on mapping area were actually 8.5% better compared with the original published results of TEMPLA. So TEMPLA actually would gain an advantage in its results in this experimental setting.
A (10 12 4)-PLA structure was used in TEMPLA and hence was introduced in our experiment. Also, since the number of PLA inputs is showing a major in uence upon the mapping for small PLAs, (12 12 4) structure is also used for the experiment.
Fifteen benchmarks are shown in Table 3 . All the jobs are run on a SUN Ultra 10 machine. Circuits with`*' are the original circuits used by TEMPLA and decomposed by u s into 2 bounded networks. Area is the number of PLAs and depth is decided based on the unit PLA-delay model. The comparison shows that TEMPLA produces 8 to 11% less area but about two times as much delay a s P L A m a p . Moreover, TEMPLA consumes a huge running time, especially in the case of (12 12 4) structure.
Comparison with Altera
We carry out our experiments in version 9.6 of MPII. All results are run using the EPM7512BFC256-6 device, which has 32 LABs and a total of 512 macrocells.
The results of PLAmap are obtained as follows. First, circuits are run through PLAmap to generate mapping solutions. Then, each node of the resulting network is speci ed as a LCELL(logic cell), which is basically a macrocell in a MAX 7000B device. LCELLs in the same PLA are grouped by using a CLIQUE, which will be treated by MPII as a single unit to be t into the same LAB if possible. The logic 4 For example, if two p-terms are loaned out, then three pterms are left for the lending macrocell to use by itself. If that macrocell's function can be implemented using three p-terms, the macrocell will still be able to output a logic function. Otherwise, those three p-terms are wasted. equation of each LCELL is provided in the tdf le (Text Design File), and the CLIQUE information is stored in an acf le (Assignment and Con guration File). The tdf is used as input to Altera's MPII in a WYSIWYG style (What You See Is What You Get). This style directs MPII's logic synthesizer to change the logic of the circuit as little as possible during compilation by turning o many of the logic synthesis options. By such, our mapping information is preserved. Area is represented by the number of LABs used, and delay is represent e d a s t h e d e l a y of the longest path.
The results of Altera are obtained by running the unmapped circuits with di erent s y n thesis options of MPII to achieve the best results for Altera. Area and delay are calculated by the same criteria as PLAmap. We h a ve tested three sets of benchmarks: For synthesis options, we have tried the following three di erent s t yles:
Fast. \Fast" global synthesis style, multi-level synthesis for MAX 7000, optimization for speed (index 10), full minimization, and parallel expanders.
Normal. \Normal" global synthesis style, multi-level synthesis for MAX 7000, optimization for speed (index 10), full minimization, and parallel expanders.
NoMLS. \Normal" global synthesis style, no multi-level synthesis for MAX 7000, optimization for speed (index 10), full minimization, and parallel expanders.
Among all the situations, MPII produces the best delay o n average for Altera using BSet 3 with NoMLS style. Turning o multi-level synthesis guarantees that MPII's synthesizer won't reduce the area by increasing the mapping level. However, as a result, 30% of the circuits can no longer t into the device. For those un tting circuits, we then use BSet 3 with Normal style as the second best choice for Altera to ll up the rows. The comparison is shown in Table 4. The rst 12 circuits are sequential and the second 12 are combinational. For each t ype of circuits, we c hoose half of them with gate level less than 15 and half of them larger or equal to 15. The circuits with`*' are un tting circuits during the rst try for Altera.
We can see that Altera generates solutions of 12% less area and 58% more delay than PLAmap. Altera performs better when the gate level is small. Among the circuits with similar levels, circuits with smaller sizes also help Altera to bring about better results. Altera outperforms PLAmap more often when dealing with sequential circuits (4 out of 12). The MC Level (macrocell level) columns indicate how many steps or levels a signal goes through in the oorplan from an input pin to an output pin on the critical path. The oorplan information is available after placement and routing. We can describe each s u c h step as one edge connecting two points along the path.
In our mapping solution, it rarely happens that an output of a PLA is also an input of the same PLA. Also, since we are following topological order during labeling, the label of a node will never exceed the label of its successors. This guarantees that a path generally starts from the input pin, goes through several levels of di erent LABs and then reaches the output pin. MAX 7000B's maximum logic array d e l a y for a signal to go through a macrocell is 1.7ns (tLAD) 17]. A signal from an input pin to a PIA interconnect is 0.6ns (tIN). The delay incurred by a signal that travels through PIA is about 2.4ns (tP I A ). Based on these and other timing parameters 17], we can derive that an edge delay b e t ween two di erent non-registered macrocell outputs from di erent LABs is about 4.6ns (we denote it as t1) 5 and the delay b etween a macrocell output and an output pin is about 0.8ns (t2). Assume that on average each macrocell borrows two sets of parallel expanders (each set contains 5 expanders), the extra delay incurred is 2 * 0.3 = 0.6ns (t3). As an example, the critical path of circuit alu4 under PLAmap starts from input k goes through four LABs: Y , R, AE, and S then reaches output r. The total delay can be calculated as tIN+ ( t1 + t3) 4 + t2. The result is 0.6 + 5 . 2 * 4 + 0.8 = 22.2ns, which is close to the result shown in Table 4 (23.7ns). This experiment shows one of the CPLD features, i.e., predictable timing.
CONCLUSIONS AND FUTURE WORK
We h a ve p r e s e n ted a new performance-driven mapping algorithm, PLAmap, for CPLD structures. Our algorithm breaks the technology mapping process into three stages: labeling, mapping and packing. Our primary goal is to minimize the delay of mapped circuits. Meanwhile, we have successfully reduced the area by applying several techniques including threshold control, slack-time relaxation and PLApacking. For CPLD structures with a large number of small PLAs such a s ( 1 0 12 4)-PLAs, we compared our results with a recently-published technique TEMPLA. The comparison shows that TEMPLA uses 8 to 11% less area but about 5 Delay between registered macrocell outputs is about 2ns more than t1.
96 to 106% more depth than PLAmap. TEMPLA also consumes huge run-time. Commercial CPLDs are usually based on large PLAs such as (36 80 16)-PLAs with special structural constraints. To demonstrate that our algorithm can also be applied to commercial CPLDs, we modi ed our program to take i n to account structural constraints in Altera's MAX 7000B CPLD structure. Experimental results show that Altera's MAX+PLUS II uses 12% less area but 58% more delay compared to PLAmap.
One direction of future work is to try other area/delay tradeo techniques so the tradeo can be more controlled and provide various solutions to meet di erent mapping requirements. We also plan to apply PLAmap to other commercial synthesis tools from major EDA companies such a s XILINX, Cypress, and Lattice. Extension of PLAmap for arithmetic circuits is also under consideration. 16 
